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1-3) To sustain a sufficiently high ESD robustness, the ESD protection device is often designed with large device dimensions, which occupies a large silicon area in the chip layout and generates a large input/output parasitic capacitance. With a turn-on efficient power-rail ESD clamp, the ESD protection diode can be operated under a forward-biased condition. The diode operating in a forward-biased condition can sustain a much higher ESD current, therefore the device size can be significantly reduced.
4) However, the ESD clamp devices in ESD protection circuits [realized by diode, metal oxide semiconductor field-effect transistor (MOSFET), bipolar junction transistor (BJT), or even silicon controlled rectifier (SCR)] have the p-n junctions located within the common substrate of CMOS ICs. The substrate noise, generated from other circuits in the same chip, may couple into the RF input node through the p-n junctions of input ESD protection devices to seriously degrade RF circuit performance.
2)
Recently, a CMOS process-compatible polysilicon diode has been reported for on-chip ESD protection in RF ICs.
5)
Due to a shallow-trench-isolation (STI) layer disposed between the polysilicon diode and substrate, the polysilicon diode has the advantages of no substrate leakage current, minimized substrate coupling noise, and sufficiently low parasitic capacitance. However, the high-current characteristic of such a polysilicon diode was never studied previously. In this study, the I-V characteristics of polysilicon diodes under different layout parameters and stacked configuration are characterized by direct current (DC) and transmission line pulse (TLP) measurement. The human body model (HBM) ESD robustness of polysilicon diodes with different layout parameters is also investigated.
In the sub-quarter-micron CMOS processes, the gate electrode materials of the P-channel metal oxide semiconductor (PMOS) have been changed to p-type polysilicon because of work function consideration and short-channel effects, but the N channel metal oxide semiconductor (NMOS) still uses n-type polysilicon.
6) To form different types of gate electrodes, the CMOS process involves the formation of an intrinsic polysilicon layer first, and then the doping of n-type or p-type impurities into the polysilicon layer. Therefore, forming a diode with a p-n junction in a polysilicon layer becomes practicable. The device structure of the polysilicon diode is a polysilicon layer with p-type and n-type highly doping regions. The whole polysilicon layer disposed over a STI layer is located on the silicon substrate. In terms of the manufacturing process, an intrinsic polysilicon layer is deposited after gate oxide growth. Then, the p-type (n-type) highly doping region on the polysilicon is doped with the same process step as that in PMOS (NMOS) source/drain implantation. Therefore, the proposed polysilicon diode is fully process compatible with general CMOS processes without extra process modification. In the polysilicon diode, an additional undoped central region is located between the p-type and the n-type highly doping regions. For the structure of polysilicon diode, there is no p-n junction within the common substrate. Therefore, the substrate coupling noise can be eliminated when such polysilicon diodes are used as the ESD protection devices.
To characterize the polysilicon diode, the test chips have been fabricated at a 0.25 mm standard CMOS process. Polysilicon diodes with various lengths of central region are fabricated for investigation. The thickness of the polysilicon layer is 200 nm. After the silicon process, the HP 4155A Semiconductor Analyzer was used to measure the DC I-V of designed polysilicon diodes, the TLP system was used to examine the high-current characteristics, and a commercial ESD zapper was used to confirm the ESD robustness. Figure 1 shows the DC characteristics of the polysilicon diodes with various lengths of central region (L c ), in which the inset shows the device cross-sectional view of the polysilicon diode. In the forward-biased region, the cut-in voltage maintains the voltage level of approximately 0.4-0.6 V when L c increases from 0.25 to 1.5 mm. However, the breakdown voltage significantly increases when L c increases. When L c equals 0.7 mm, the breakdown voltage of the polysilicon diode equals 7.7 V (at 1-mA leakage current), which is a little smaller than that (8.1 V) of the N+/P-well junction breakdown voltage. When L c increases to 1 mm, the breakdown voltage increases to 19.2 V, which is close to the Short Note breakdown voltage (18.9 V) of the N-well/P-substrate junction. Therefore, the breakdown voltage of a polysilicon diode can be simply adjusted for different applications by only changing the length of the central region. Moreover, when L c increases to 1.5 mm, the breakdown voltage of the polysilicon diode significantly increases to 34.4 V, which is much greater than the breakdown voltage of any p-n junction in sub-quarter-micron CMOS technology. Figure 2 shows the dependence of second-breakdown currents (I t2 ) and turn-on resistance (R on ) of the polysilicon diodes on different L c values under a forward-biased stress condition. The measured TLP I-V characteristics are also shown in the inset. I t2 is defined as the current that damages the device and burn out somewhere in the device to cause a permanent failure. After each TLP pulse stress, the reversebiased leakage current was used to monitor whether the diode fails or not. The I t2 is typically defined as the TLP current, which causes the diode to have a reverse-biased leakage current increasing suddenly over 1 mA. When L c is longer than 0.5 mm, R on increases and I t2 starts to degrade. When L c increases from 0.5 to 1.5 mm, R on increases 2.7 times and I t2 of polysilicon diode degrades 36%. This degradation results from the increase of R on . The higher turn-on resistance generates more heat under the same ESD current to burn out the polysilicon diode.
To further reduce the turn-on resistance of the polysilicon diode, the junction perimeter of polysilicon diode should be increased. With a larger junction perimeter, the polysilicon diode has more junction area to bypass current, and results in a smaller turn-on resistance. In other words, the polysilicon diode with a wider junction perimeter has more polysilicon area to dissipate heat, therefore it can sustain a larger ESD current. The measured HBM ESD level of polysilicon diodes with different junction perimeters under forward-biased ESD stress condition is shown in Fig. 3 , which also shows corresponding I t2 values. The ratio of HBM ESD level to I t2 has an average value of approximately about 2300. From the experimental data in Fig. 3 , the sustainable HBM ESD level of a polysilicon diode is directly proportional to its junction perimeter. This result is helpful for the ESD designer in designing the actual device size for meeting the desired ESD level. To further reduce the parasitic capacitance generated from the polysilicon diodes for GHz applications, the polysilicon diodes can be connected in a stacked configuration. The HBM ESD levels of the polysilicon diodes under a forward-biased condition with different layout lengths and stacked configurations have been investigated, and no degradation was observed in the stacked configuration.
The high-current characteristics of polysilicon diodes with different layout parameters have been clearly characterized in this study. Such a polysilicon diode is fully processcompatible with general sub-quarter-micron CMOS processes. A polysilicon diode with a large junction perimeter can achieve high ESD robustness. Moreover, the polysilicon diodes can be connected in a stacked configuration to effectively reduce the parasitic capacitance for RF circuit applications. The proposed polysilicon diode has been successfully applied in a 2.4 GHz RF low-noise amplifier (LNA) IC with a HBM ESD level of 2 kV. 
